Gergely Dálya

FPGA hardware design for cubesats

I work on designing the hardware for the GRBalpha satellite's trigger algorithm using VHDL.